

Name: OKESOLA AJIBOLA

Course: CSC31D

Department: Computer science

Mat No: 17/SC101/564

1) RISC

(2) CISC

(3) VLIW

1) RISC architecture - (Reduced Instruction Set Computer): is a CPU design strategy based on the insight that simplified instruction set gives higher performance when combined with a microprocessor architecture which has the ability to execute by using some microprocessor cycles per instruction (watelectronics, 2019)

2) CISC ~~base~~ architecture (Complex Instruction Set Computer): has the ability to execute addressing modes or multiple step operations within one instruction set. It is the design of the CPU where one instruction performs many low-level operations. (watelectronics, 2019)

3) VLIW architecture (Very long instruction word) is a computer processing architecture in which a language compiler or pre-processor breaks program instructions down into basic operations that can be performed by the processor in parallel (five at the same time)