

MANASKEE DAVID

15/EA1402/036

ASIC: \rightarrow Application-specific integrated circuit: is a microchip designed for special application. Such as a particular kind of transmission protocol.

PAL \rightarrow Programmable Array Logic: They provide only a single level of programmability, consisting of a programmable wired AND plane that feeds fixed OR-gates.

PLA \rightarrow Programmable Logic ^{Array} device: Is a circuit that allows implementing Boolean functions in sum of product form.

CPLD \rightarrow Complex Programmable Logic Devices: They can be thought as multiple PLD's in a single chip. The larger size of a CPLD allows to implement either more logic equations or more complicated design.

FPGA: Field programmable Gate Array: Is an integrated circuit that can be customized for specific application. It can be configured by the user after manufacturing.

PLD: programmable logic device:

(2) Higher granularity level results in lesser delay between \uparrow & output. As granularity of logic block increases, number levels of logic in critical path decreases, so delay in path decreases.

3)

They would use programmable logic elements because they're smaller & use less power. In some cases, they're re-programmable, allowing upgrade without changing the PCB.

And yes, there are cases where hard wired logic would do a better job because of critical timing constraints. Working on a motor controller where the time in the cut has to be measured. Controlled, real time, in nanoseconds whilst other measurements & algorithms are being calculated. It's easier done with hard wire.

4. The stored program will be non-volatile, but it'll also be read-only. This is why fuse programmed devices are sometimes called DIP.

5)

$$F_1(W \times Y Z) = W\bar{x}\bar{y}Z + W\bar{x}y\bar{Z} + Wx\bar{y}$$

$$F_2(W \times Y Z) = W\bar{x}y + \bar{x}\bar{y}Z$$

