

Q1

- ✓ PAL - Programmable Array Logic
- * PLA - Programmable Logic Array
- ✓ PLD - Programmable Logic Device
- * ASIC - Application Specific Integrated Circuits
- ✓ FPGA - Field Programmable Gate Array
- * CPLD -

Q2

The granularity of the logic block has a significant effect on the performance of the FPGA. Typically higher granularity level results in lesser delay between input and output. As the granularity of the logic block increases, the number of levels of logic in the critical path decreases, hence delay in critical path decreases.

Q3

- i) It is faster to troubleshoot the faulty components.
- ii) The amount of wires can be reduced by PLD.
- iii) Easier to manipulate the input and output logic controls.

Are there any applications where hard-wired logic would be better do a better job than a programmable device?

- i) For a very high speed requirement such as submachinery over speed protection (gas turbines), a programmable system may also not be advisable design choice due to the speed of the response required.
- ii) For systems that lack software i.e. it is more straightforward to use hard-wired logic.

Q4 The stored program will be non-volatile and read-only. This is why fuse program devices are sometimes called otp which is an acronym for one-time programmable. The memory is a special type of non-volatile memory (NVM) that permits data to be written to memory only once, once it has been programmed. i.e. the memory, it retains the values upon loss of power. OTP is used in applications where reliable and repeatable reading of data is required.

The hardware of an OTP device is similar to that of a volatile memory device. It has a memory array of bits, each bit being controlled by a word line and a bit line. The array is organized into rows and columns. The data is written to the array by applying voltages to the word lines and bit lines. The data is read by applying voltages to the word lines and bit lines.

The hardware of an OTP device is similar to that of a volatile memory device. It has a memory array of bits, each bit being controlled by a word line and a bit line. The array is organized into rows and columns. The data is written to the array by applying voltages to the word lines and bit lines. The data is read by applying voltages to the word lines and bit lines.

The hardware of an OTP device is similar to that of a volatile memory device. It has a memory array of bits, each bit being controlled by a word line and a bit line. The array is organized into rows and columns. The data is written to the array by applying voltages to the word lines and bit lines. The data is read by applying voltages to the word lines and bit lines.

The hardware of an OTP device is similar to that of a volatile memory device. It has a memory array of bits, each bit being controlled by a word line and a bit line. The array is organized into rows and columns. The data is written to the array by applying voltages to the word lines and bit lines. The data is read by applying voltages to the word lines and bit lines.

The hardware of an OTP device is similar to that of a volatile memory device. It has a memory array of bits, each bit being controlled by a word line and a bit line. The array is organized into rows and columns. The data is written to the array by applying voltages to the word lines and bit lines. The data is read by applying voltages to the word lines and bit lines.

$\frac{F_1}{\omega x y z}$
 $\frac{F_2}{\omega x y z}$
 $\frac{F_1}{\omega x y z}$
 $\frac{F_2}{\omega x y z}$

