COE 312 ASSIGNMENT

IDE ALEXIUS AZIBANYE


17/ENG02/032

COMPUTER ENGINEERING.

SUBMITTED TO ENGR. ADIGUN LEVEL ADVISOR VIA LMS.


ASSIGNMENT1

Designing a 4-bit Binary Counter.



ASSIGNMENT 2


- a) A counter with six FFs (Q₀, Q₁, Q₂, Q₃, Q₄, Q₅) will = 2⁶ which will equal to = 64; There the Mod number of the Counter is MOD=16.
- b) The Frequency of Q₅ is exactly one-half of the frequency of Q₄ therefore frequency will be $1/_{64}$ th of 1Mhz.



- c) The range counting states of the counter is ranging from Q_5-Q_0 (0 0 0 0 0 0 011110) Q_5 = MSB, Q_0 = LSB.
- d) After the starting count of "0 0 0 0 0 0", the 129^{th} pulse will be "0 0 0 0 1".

ASSIGNMENT 3

• Designing a 3-bit Asynchronous (Ripple) Counter.



Timing Diagram

