


EMENI ASHLEY
 COMPUTER ENGINEERING
 17/ENR-02/022


COE 312 ASSIGNMENT

A 4 Bit Binary Counter



Jk True Table

J	K	Q
0	0	No change
0	1	Reset (0)
1	0	Set (1)
1	1	Toggle



Timing diagram showing frequency division

Binary Counting System



Q_3	Q_2	Q_1	Q_0		
0	0	0	0	Before apply clock pulse	
0	0	0	1	After pulse	1
0	0	1	0	/	2
0	0	1	1	/	3
0	1	0	0	/	4
0	1	0	1	/	5
0	1	1	0	/	6
0	1	1	1	/	7
1	0	0	0	After pulse	8
1	0	0	1	/	9
1	0	1	0	/	10
1	0	1	1	/	11
1	1	0	0	/	12
1	1	0	1	/	13
1	1	1	0	/	14
1	1	1	1	/	15
0	0	0	0	After Pulse	16 [It returns to 00]
0	0	0	1	/	16
0	0	1	0	/	17
0	0	1	1	After pulse	18

2. i MOD number = $2^6 = 64$

ii Frequency at the base flip flop is equal to the input (we frequency divided by mod number) \Rightarrow frequency at $Q_5 = \frac{1}{64} \text{ MHz} = 15625 \text{ kHz}$

iii The counter will count from 000000 to 111111 (a total of 64 stages)

iv Since it is a MOD-64 counter, Binary 64 process will bring the counter back to its initial state, therefore, after 128 pulses the counter is back to 000000 and after 129 pulses it brings the counter to 000001 state.



TIMING
DIAGRAM

state	a_2	a_1	a_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

TRUTH
TABLE