

15/ENG202/005

Akegh Peter Terkuma

COE506 Assignment

$$① A(x_1, x_2, x_3, x_4) = \sum m(3, 7, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$$

Truth table:

x_1	x_2	x_3	x_4	A	B	C
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	1	0	0
0	1	1	1	1	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	1	0
1	0	1	1	0	0	0
1	1	0	0	1	0	1
1	1	0	1	0	0	0
1	1	1	0	0	1	0
1	1	1	1	1	1	1

for output A:

$x_3 x_4$		$x_1 x_2$			
		00	01	11	10
00	0	0	0	1	
01	0	0	0	1	
11	1	1	1	1	
10	0	0	0	0	

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

for output B:

$x_3 x_4$		$x_1 x_2$			
		00	01	11	10
00	0	1	0	0	
01	0	1	0	0	
11	1	1	1	0	
10	0	0	1	1	


$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

for output C:

$x_3 x_4$		$x_1 x_2$			
		00	01	11	10
00	0	0	0	0	
01	1	1	0	0	
11	0	1	1	1	
10	0	0	0	0	

$$C = \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4 + x_1 x_3 x_4$$

Implementing using PLA;



2


(1) from the logic circuit black box view, we have 4 inputs to the circuit : $2^4 = 16$ states

Truth table

SW1	SW2	SW3	SW4	x (output)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	X (don't care)
1	0	1	0	1
1	0	1	1	X (don't care)
1	1	0	0	1
1	1	0	1	X (don't care)
1	1	1	0	1
1	1	1	1	X (don't care)

		SW1		SW2	
		00	01	11	10
SW3	SW4	0	0	1	0
	00	0	1	X	X
01	1	1	X	X	
11	0	1	1	1	
10	0	1	1	1	

$$X = SW_3 SW_4 + SW_1 SW_2 + SW_2 SW_4 + SW_1 SW_3$$



Code

```

library ieee;
use ieee.std_logic_1164.all;
entity switches is
    port (swa, swb, swc, swd : in
          std_logic; x : out std_logic);
end switches;
Architecture dataflow of switches is
begin
    x <= (swc and swd) or
         (swa and swb) or
         (swb and swd) or
         (swa and swc);
end dataflow;

```