

EJALONIBU ALWABUSATO MARY

15/ENG02/019

ASSIGNMENT 3

COE 506

$$1) A(x_1, x_2, x_3, x_4) = \sum m(3, 7, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$$

Truth table;

	$x_1$	$x_2$	$x_3$	$x_4$	A	B	C
0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	0	0
3	0	0	1	1	1	1	0
4	0	1	0	0	0	1	0
5	0	1	0	1	0	1	1
6	0	1	1	0	0	0	0
7	0	1	1	1	1	1	1
8	1	0	0	0	1	0	0
9	1	0	0	1	1	0	0
10	1	0	1	0	0	1	0
11	1	0	1	1	1	0	1
12	1	1	0	0	0	0	0
13	1	1	0	1	0	0	0
14	1	1	1	0	0	1	0
15	1	1	1	1	1	1	1

Boolean expression for A, B, C.

A:

$x_3 \backslash x_2$ $x_3 x_4$	00	01	11	10
00	0	0	0	1
01	0	0	0	1
11	1	1	1	1
10	0	0	0	0

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

B:

$x_3 \backslash x_2$ $x_3 x_4$	00	01	11	10
00	0	1	0	0
01	0	1	0	0
11	1	1	1	0
10	0	0	1	1

$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 \bar{x}_4 + x_1 x_2 \bar{x}_4$$


C:

$x_3 \backslash x_2$ $x_3 x_4$	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	0	1	1	1
10	0	0	0	0

$$C = \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4 + x_1 x_3 x_4$$



# Logic circuit Design : Implementing using PLA



2i) There are 4 inputs to the circuit, so:


$$2^4 = 16 \text{ states.}$$

Truth table

$S_1$	$S_2$	$S_3$	$S_4$	X (Output)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	x (dont care)
1	0	1	0	1
1	0	1	1	x (dont care)
1	1	0	0	1
1	1	0	1	x (dont care)
1	1	1	0	1
1	1	1	1	x (dont care)

$S_3 S_4$ / $S_1 S_2$	00	01	11	10
00	0	0	1	0
01	1	1	X	X
11	1	1	X	X
10	0	1	1	1

$$X = S_3 S_4 + S_1 S_2 + S_2 S_4 + S_1 S_3$$



Code;

library ieee;

use ieee.std\_logic\_1164.all;

entity Switches is

Port (Sa, Sb, Sc, Sd : In

std\_logic; x : out std\_

logic );

end Switches;

Architecture dataflow of Switches is


begin

x <= (Sc and Sd) or



(Sa and sb) or  
(sb and sd) or  
(Sa and se);

End data flow;



N.U.E.S.A.

ABOUT ENGINEERING