

NWIGHREN OGHENEODGAGA

15/ENG02/031

COE 506

ASSIGNMENT.

QUESTION ONE.

$$A(x_1, x_2, x_3, x_4) = \sum m(3, 7, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$$

Truth Table

x_1	x_2	x_3	x_4	A	B	C
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	0	0
0	1	1	1	0	1	1
1	0	0	0	0	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	1	0
1	1	1	1	1	1	1

Boolean Representation of the Outputs A, B and C

Output A:

$x_1 \backslash x_2$ $x_3 \backslash x_4$	00	01	11	10
00	0	0	0	1
01	0	0	0	1
11	1	1	1	1
10	0	0	0	0

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

Output B:

$x_1 \backslash x_2$ $x_3 \backslash x_4$	00	01	11	10
00	0	1	0	0
01	0	1	0	0
11	1	1	1	0
10	0	0	1	1



$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

Output C:

$x_1 \backslash x_2$ $x_3 \backslash x_4$	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	0	1	1	1
10	0	0	0	0

$$C = \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4 + x_1 x_3 x_4$$

Logic Circuit Design : Implementation Using PLA.



QUESTION TWO

(a) From the Logic Circuit black box view we have 4 inputs to the circuit
 $2^4 = 16$ States.

Truth Table

SW ₁	SW ₂	SW ₃	SW ₄	X (Output)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	X (Don't Care)
1	0	1	0	1
1	0	1	1	X (Don't Care)
1	1	0	0	1
1	1	0	1	X (Don't Care)
1	1	1	0	1
1	1	1	1	X (Don't Care)

ABDUL ENGINEERING

ii) Behavioural VHDL model for the minimized Boolean expression

In ^{this} code we could represent the following;

SW1 = a
SW2 = b
SW3 = c
SW4 = d

} Input

X = X → Output

Code:

library ieee;

use ieee.std-logic-1164.all;

entity Switches is

port (SWa, SWb, SWc, SWd) in

std-logic; X: Out std-
logic);

end Switches

Architecture data flow of Switches is
begin

$X <= ((SWc \text{ and } SWd) \text{ or}$
 $(SWa \text{ and } SWb) \text{ or}$
 $(SWb \text{ and } SWd) \text{ or}$
 $(SWa \text{ and } SWc));$


end data flow;

ii) K-map

	P_1, P_2 P_3, P_4	00	01	11	10
00		0	0	1	0
01		0	1	X	X
11		1	1	X	X
10		0	1	1	1

$$X = SW_3 SW_4 + SW_1 SW_2 + SW_2 SW_4 + SW_1 SW_3.$$

Logic Circuit Design



N.U.E.S.A
ABUAD ENGINEERING