

NAME: DERRI COLUMBUS BOMAYE

MATRIC NO: 15/ENG02/017

DEPT: COMPUTER ENGINEERING

COURSE CODE: COE506

COURSE TITLE: DIGITAL DESIGN USING VHDL

DERRI COLUMBUS BOMAYE  
15/ENG02/017  
COE506 ASSIGNMENT  
SOLUTION TO QUESTION ONE

①  $A(X_1, X_2, X_3, X_4) = \sum m(3, 7, 8, 11, 15)$   
 $B(X_1, X_2, X_3, X_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$   
 $C(X_1, X_2, X_3, X_4) = \sum m(1, 5, 7, 11, 15)$

TRUTH TABLE

$X_1$	$X_2$	$X_3$	$X_4$	A	B	C
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	1	0
1	1	1	1	1	1	1

①

Boolean representation of the outputs A, B, and C

Output A:

$X_1 \backslash X_2$	00	01	11	10
00	0	0	0	1
01	0	0	0	1
11	1	1	1	1
10	0	0	0	0

$$A = X_1 \bar{X}_2 \bar{X}_3 + X_3 X_4$$

Output B:

$X_1 \backslash X_2$	00	01	11	10
00	0	1	0	0
01	0	1	0	0
11	1	1	1	0
10	0	0	1	1

$$B = \bar{X}_1 X_2 \bar{X}_3 + \bar{X}_1 X_3 X_4 + X_2 X_3 X_4 + X_1 X_3 \bar{X}_4$$


Output C:

$X_1 \backslash X_2$	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	0	1	1	1
10	0	0	0	0

$$C = \bar{X}_1 \bar{X}_3 X_4 + X_2 X_3 X_4 + X_1 X_3 X_4$$

(2)

LOGIC CIRCUIT DESIGN: IMPLEMENTING USING PLA



(3)



QUESTION TWO SOLUTION

(2) From the logic circuit below Slack box view we have 4 inputs to the circuit.

$$2^4 = 16 \text{ states}$$

TRUTH TABLE


SW <sub>1</sub>	SW <sub>2</sub>	SW <sub>3</sub>	SW <sub>4</sub>	X (Output)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	X
1	0	1	0	1
1	0	1	1	X
1	1	0	0	1
1	1	0	1	X
1	1	1	0	1
1	1	1	1	X

(4)

Boolean Expression using K-map

	00	01	11	10
00	0	0	1	0
01	1	1	X	X
11	1	1	X	X
10	0	1	1	1

$$X = S_{w3}S_{w4} + S_{w1}S_{w2} + S_{w2}S_{w4} + S_{w1}S_{w3}$$



CODE :

```
Library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
Entity switches is
```

```
Port swa, swb, swc, swd : in
```

```
std_logic; x : out std-
```

```
logic);
```

```
End switches
```

```
Architecture dataflow of switches is
```

```
begin
```

```
x <= (swc and swd) or
```

```
(swa and swb) or
```

```
(swb and swd) or
```

```
(swa and swc);
```

```
end data flow;
```

⑤