

KERUCHE CHINWE BRIDGET

1516WK021020

COMPUTER ENGINEERING

COE506

$$A(x_1, x_2, x_3, x_4) = \sum m(3, 4, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$$

Truth table;

| x_1 | x_2 | x_3 | x_4 | A | B | C |
|-------|-------|-------|-------|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Boolean representation of the outputs A, B, C
output A;

| | | | | | |
|-----------|-----------|----|----|----|----|
| | $x_1 x_2$ | 00 | 01 | 11 | 10 |
| $x_3 x_4$ | 00 | 0 | 0 | 0 | 1 |
| | 01 | 0 | 0 | 0 | 1 |
| | 11 | 1 | 1 | 1 | 1 |
| | 10 | 0 | 0 | 0 | 0 |

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

output B;

| | | | | |
|-----------|----|-------|-------|----|
| $x_1 x_2$ | | x_3 | x_4 | |
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 0 | 0 |
| 01 | 0 | 1 | 0 | 0 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 0 | 1 | 1 | 0 |


$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

Output C

| | | | | |
|-----------|----|-------|-------|----|
| $x_1 x_2$ | | x_3 | x_4 | |
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 0 | 0 |
| 01 | 1 | 1 | 0 | 0 |
| 11 | 0 | 1 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 |

$$C = \bar{x}_1 \bar{x}_2 x_4 + x_2 x_3 x_4 + x_1 x_3 x_4$$

⇒ logic circuit design; implementing using PLA



Number 2.

i) from the logic circuit block box view, we have 4 inputs to the circuit
 $2^4 = 16$ states

Truth table.

| S_{w1} | S_{w2} | S_{w3} | S_{w4} | x (output) |
|----------|----------|----------|----------|-----------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | x (dont case) |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | x (dont case) |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | x (dont case) |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | x (dont case) |

ii) Behavioural VHDL model for the minimized boolean expression.

In our case we would represent the following.

$$S_{w1} = a$$

$$S_{w2} = b$$

$$S_{w3} = c$$

$$S_{w4} = d$$

$$x = x \rightarrow \text{output}$$

input


```

Code;
library ieee;
use ieee.std_logic_1164.all;
entity switches is
port (swa, swb, swc, swd; in std_logic; x; out std_logic);
end switches

```

Architecture data flow of switches is begin.

```

x <= (swc and swd) or
     (swa and swb) or
     (swb and swd) or
     (swa and swc);
end data flow;

```

| | | | | | | | |
|-----|-----|-----|-----|----|----|----|----|
| | | Sw3 | Sw4 | 00 | 01 | 11 | 10 |
| Sw1 | Sw2 | 00 | 0 | 0 | 1 | 0 | |
| | 01 | 0 | 1 | X | X | | |
| | 11 | 1 | 1 | X | X | | |
| | 10 | 0 | 1 | 1 | 1 | | |

$$X = Sw_3 Sw_4 + Sw_1 Sw_2 + Sw_2 Sw_4 + Sw_1 Sw_3$$

