

QUESTION ONE

$$A(x_1, x_2, x_3, x_4) = \sum m(3, 7, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$$

| | | | | |
|--------------------------|----|----|----|----|
| x_1, x_2 x_3, x_4 | 00 | 01 | 11 | 10 |
| 00 | | | | 1 |
| 01 | | | | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | | | | |


$$A = x_3 x_4 + x_1 \bar{x}_2 \bar{x}_3$$

| | | | | |
|--------------------------|----|----|----|----|
| x_1, x_2 x_3, x_4 | 00 | 01 | 11 | 10 |
| 00 | | 1 | | |
| 01 | | 1 | | |
| 11 | 1 | 1 | 1 | |
| 10 | | | 1 | 1 |

$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_1 x_2 x_3 + x_1 x_3 \bar{x}_4$$

| | | | | |
|--------------------------|----|----|----|----|
| x_1, x_2 x_3, x_4 | 00 | 01 | 11 | 10 |
| 00 | | | | |
| 01 | 1 | 1 | | |
| 11 | | 1 | 1 | |
| 10 | | | | |

$$C = \bar{x}_1 \bar{x}_3 x_4 + \bar{x}_1 x_2 x_4 + x_1 x_3 x_4$$



QUESTION TWO

* Output X is HIGH whenever two or more switches are closed (0)

* ~~SW1~~ When SW1 & SW4 are closed, we don't care about the output.

| SW1 | SW2 | SW3 | SW4 | OUTPUT (X) |
|-----|-----|-----|-----|------------|
| 0 | 0 | 0 | 0 | X |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | X |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | X |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | X |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

| | | SW1 SW2 | | SW3 SW4 | |
|---------|----|---------|----|---------|----|
| | | 00 | 01 | 11 | 10 |
| SW3 SW4 | 00 | X | X | 1 | 1 |
| | 01 | 1 | 1 | | 1 |
| | 11 | 1 | | | |
| | 10 | X | X | 1 | 1 |

$$X = \overline{SW_2} \overline{SW_4} + SW_1 \overline{SW_2} + \overline{SW_1} \overline{SW_3} + \overline{SW_3} \overline{SW_4} + \overline{SW_2} \overline{SW_3}$$

Behavioural VHDL model

```
library ieee  
use ieee.std_logic_1164.all
```

```
Entity control is  
port (sw1, sw2, sw3, sw4 : in std_logic;  
      x : out std_logic);  
end control;
```

```
Architecture logic of control is  
begin
```

```
x <= (sw2 NAND sw4) OR (sw1 NAND sw2) OR  
      (sw1 NAND sw3) OR (sw3 NAND sw4) OR  
      (sw2 NAND sw3);
```

```
end logic;
```