


NAME: KAREEM JADESOLA 'TANWA

15/ENG02/033

COE506 VHDL ASSIGNMENT.

1.

NAME : KAREEM JADESOLA 'TANWA	
15/ENG02/033	
COE506 VHDL ASSIGNMENT	
1.)	$A(x_1 x_2 x_3 x_4) = \sum_m C_{3,7,8,9,11,15}$
	$B(x_1 x_2 x_3 x_4) = \sum_m C_{3,4,5,7,10,14,15}$
	$C(x_1 x_2 x_3 x_4) = \sum_m C_{1,5,7,11,15}$
A	
x <sub>3</sub> x <sub>2</sub>	00 01 11 10
00	0 0 0 0
01	0 0 0 0
11	1 1 1 1
10	0 0 0 0
	10
B	
x <sub>3</sub> x <sub>2</sub>	00 01 11 10
00	0 0 0 0
01	0 0 0 0
11	1 1 1 1
10	0 0 0 0
	10
A = x <sub>3</sub> x <sub>4</sub> + x <sub>1</sub> x <sub>2</sub> x <sub>3</sub>	
B = x <sub>1</sub> x <sub>3</sub> x <sub>4</sub> + x <sub>2</sub> x <sub>3</sub> x <sub>4</sub>	
C = x <sub>1</sub> x <sub>2</sub> x <sub>4</sub> + x <sub>1</sub> x <sub>2</sub> x <sub>3</sub> x <sub>4</sub>	



2i.

	$S_1$	$S_2$	$S_3$	$S_4$	$\bar{S}_1$	$\bar{S}_2$	$\bar{S}_3$	$\bar{S}_4$
$S_1$	0	0	0	0	0	0	0	0
$S_2$	0	0	0	0	0	0	0	0
$S_3$	0	0	0	0	0	0	0	0
$S_4$	0	0	0	0	0	0	0	0
$\bar{S}_1$	0	0	0	0	0	0	0	0
$\bar{S}_2$	0	0	0	0	0	0	0	0
$\bar{S}_3$	0	0	0	0	0	0	0	0
$\bar{S}_4$	0	0	0	0	0	0	0	0
$x_1$	0	0	0	0	0	0	0	0
$x_2$	0	0	0	0	0	0	0	0
$x_3$	0	0	0	0	0	0	0	0
$x_4$	0	0	0	0	0	0	0	0

Below the table, there is a handwritten equation:

$$X = \frac{\bar{S}_1 \bar{S}_2}{S_3 S_4} + \frac{\bar{S}_1 \bar{S}_3}{S_2 S_4} + \frac{\bar{S}_1 \bar{S}_4}{S_2 S_3} + \frac{\bar{S}_2 \bar{S}_3}{S_1 S_4} + \frac{\bar{S}_2 \bar{S}_4}{S_1 S_3}$$

```
2ii.library ieee;
use ieee.std_logic_1164.all;
entity control_circuitry_model is
    port (S1, S2, S3, S4: in std_logic; X: out std_logic);
end control_circuitry_model;
architecture behavioral of control_circuitry_model is
begin
    X <= (S2 NAND S4) or (S1 NAND S2) or (S1 NAND S3) or (S3 NAND S4) or (S2
NAND S3);
end behavioral;
```