

AGBfJA AYooluwa ORfoluwa

151M#5011012

Computer Engineering

Code:

library ieee;

use ieee.std\_logic\_1164.all;

entity switches is

port (swa, swb, swc, swd: in

std\_logic; x: out std

logic);

end switches;

Architecture dataflow of switches is  
beginning

$$x <= (swa \text{ and } swd) \text{ or} \\ (swa \text{ and } swb) \text{ or} \\ (swa \text{ and } swc);$$

end dataflow;

$\frac{sw_b sw_c}{sw_a sw_d}$	00	01	11	10
00	0	0	1	0
01	0	1	X	X
10	1	1	X	X
10	0	1	1	1

$$X = SW_3 SW_4 + SW_1 SW_2 \\ + SW_2 SW_4 + SW_1 SW_3$$

