

Agoyi Isaac Otuozé

15/ENG02/002

COE 506 Assignment

1) $A(X_1, X_2, X_3, X_4) = \sum m(3, 7, 8, 9, 11, 15)$
 $B(X_1, X_2, X_3, X_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$
 $C(X_1, X_2, X_3, X_4) = \sum m(1, 5, 7, 11, 15)$

TRUTH TABLE

X_1	X_2	X_3	X_4	A	B	C
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	1	0
1	1	1	1	1	1	1

Representation of A

Output A:

$x_3 \backslash x_4$	$x_1 \ x_2$	00	01	11	10
00	0	0	0	0	1
01	0	0	0	0	1
11	1	1	1	1	0
10	0	0	0	0	0

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

Output B:

$x_3 \backslash x_4$	$x_1 \ x_2$	00	01	11	10
00	0	1	0	0	0
01	0	1	0	0	0
11	1	1	1	0	0
10	0	0	1	1	0


$$B = \bar{x}_1 \bar{x}_3 x_4 + \bar{x}_1 x_2 \bar{x}_3 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

Output C:

$x_3 \backslash x_4$	$x_1 \ x_2$	00	01	11	10
00	0	0	0	0	0
01	1	1	0	0	0
11	0	1	1	1	0
10	0	0	0	0	0

$$C = x_1 x_3 x_4 + \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4$$

Logic circuit design using PLA



OR Array


3) 4 inputs = 16 states (2^4)

Truth table

SW1	SW2	SW3	SW4	X (output)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

SW1 \ SW3 \ SW4	00	01	11	10
00	0	0	1	0
01	0	1	X	X
11	1	1	X	X
10	0	1	1	1

$$X = SW_3 SW_4 + SW_1 SW_2 + SW_1 SW_3 + SW_2 SW_4$$



Codeing

```

library ieee;
use ieee.std_logic_1164.all;
entity switches is
port (swa, swb, swc, swd : in std_logic; x: out
      std_logic);
end switches
  
```

Architecture data flow of switches is

```

x <= ((swc and swd) or (swa and swb) or
      (swb and swd) or (swa and swc));
end data flow;
  
```