


FAROUK UMAR FAROUK  
 151ENG021025 COE 506

1)  $A(x_1, x_2, x_3, x_4) = \sum_m (3, 7, 8, 9, 11, 1)$   
 $B(x_1, x_2, x_3, x_4) = \sum_m (3, 4, 5, 7, 10, 14)$   
 $C(x_1, x_2, x_3, x_4) = \sum_m (1, 5, 7, 11, 15)$

Truth Table:

| $x_1$ | $x_2$ | $x_3$ | $x_4$ | A | B | C |
|-------|-------|-------|-------|---|---|---|
| 0     | 0     | 0     | 0     | 0 | 0 | 0 |
| 0     | 0     | 0     | 1     | 0 | 0 | 1 |
| 0     | 0     | 1     | 0     | 0 | 0 | 0 |
| 0     | 0     | 1     | 1     | 1 | 1 | 0 |
| 0     | 1     | 0     | 0     | 0 | 0 | 0 |
| 0     | 1     | 0     | 1     | 0 | 0 | 1 |
| 0     | 1     | 1     | 0     | 1 | 1 | 1 |
| 0     | 1     | 1     | 1     | 1 | 1 | 1 |
| 1     | 0     | 0     | 0     | 1 | 0 | 0 |
| 1     | 0     | 0     | 1     | 1 | 0 | 0 |
| 1     | 0     | 1     | 0     | 0 | 0 | 1 |
| 1     | 0     | 1     | 1     | 0 | 0 | 1 |
| 1     | 1     | 0     | 0     | 1 | 0 | 0 |
| 1     | 1     | 0     | 1     | 1 | 0 | 0 |
| 1     | 1     | 1     | 0     | 1 | 1 | 1 |
| 1     | 1     | 1     | 1     | 1 | 1 | 1 |

# Design of the Logic circuit



Boolean representation

Output A:

|                      |    |    |    |    |
|----------------------|----|----|----|----|
| $x_3 \backslash x_2$ | 00 | 01 | 11 | 10 |
| 00                   | 0  | 0  | 0  | 1  |
| 01                   | 0  | 0  | 0  | 0  |
| 11                   | 1  | 1  | 1  | 1  |
| 10                   | 0  | 0  | 0  | 0  |

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

Output B:

|                      |    |    |    |    |
|----------------------|----|----|----|----|
| $x_3 \backslash x_2$ | 00 | 01 | 11 | 10 |
| 00                   | 0  | 1  | 0  | 0  |
| 01                   | 0  | 0  | 0  | 0  |
| 11                   | 1  | 0  | 1  | 0  |
| 10                   | 0  | 0  | 0  | 1  |

$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

Output C

|                      |    |    |    |    |
|----------------------|----|----|----|----|
| $x_3 \backslash x_2$ | 00 | 01 | 11 | 10 |
| 00                   | 0  | 0  | 0  | 0  |
| 01                   | 1  | 1  | 0  | 0  |
| 11                   | 0  | 1  | 1  | 0  |
| 10                   | 0  | 0  | 0  | 0  |

$$C = \bar{x}_1 \bar{x}_2 x_3 x_4 + x_2 x_3 x_4 + \bar{x}_1 x_3 x_4$$

2) :

Truth Table

| SW1 | SW2 | SW3 | SW4 |
|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   |
| 0   | 0   | 0   | 1   |
| 0   | 0   | 1   | 0   |
| 0   | 0   | 1   | 1   |
| 0   | 1   | 0   | 0   |
| 0   | 1   | 0   | 1   |
| 0   | 1   | 1   | 0   |
| 0   | 1   | 1   | 1   |
| 1   | 0   | 0   | 0   |
| 1   | 0   | 0   | 1   |
| 1   | 0   | 1   | 0   |
| 1   | 0   | 1   | 1   |
| 1   | 1   | 0   | 0   |
| 1   | 1   | 0   | 1   |
| 1   | 1   | 1   | 0   |
| 1   | 1   | 1   | 1   |


X (Output)

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

X - X - X - X 0 - - - 0 - 0 0 0

|         |         |         |         |         |
|---------|---------|---------|---------|---------|
|         | SW1 SW2 | SW1 SW2 | SW1 SW2 | SW1 SW2 |
| SW3 SW4 | 00      | 01      | 11      | 10      |
| 00      | 0       | 0       | 1       | 0       |
| 01      | 1       | 1       | X       | X       |
| 11      | 1       | 1       | X       | X       |
| 10      | 0       | 1       | 1       | 1       |

$$X = SW3 SW4 + SW1 SW2 + SW2 SW4 + SW1 SW3$$



## CODE

```
library ieee ;  
use ieee.std_logic_1164.all ;  
entity switches is  
port (s0a, s0b, s0c, s0d : in std_logic ; x :  
out std_logic) ;  
end switches
```

Architecture definition of switches :

```
begin  
x <= (s0c and s0d) or  
     (s0a and s0b) or  
     (s0b and s0d) or  
     (s0a and s0c) ;  
end data flow ;
```