

Name: Elendu Chidera Isabella

Matric No: 15/EN902/021

Course Code: COE 506

1) Designing a system using the functions Below;

$$A(x_1, x_2, x_3, x_4) = \sum_m (3, 7, 8, 9, 11, 15)$$

$$B(x_1, x_2, x_3, x_4) = \sum_m (3, 4, 5, 7, 10, 14, 15)$$

$$C(x_1, x_2, x_3, x_4) = \sum_m (1, 5, 7, 11, 15)$$

Solution

1) ~~Designing~~ Creating the Truth Table

S/N	x_1	x_2	x_3	x_4	A	B	C
0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	0	0
3	0	0	1	1	1	1	0
4	0	1	0	0	0	1	0
5	0	1	0	1	0	1	1
6	0	1	1	0	0	0	0
7	0	1	1	1	1	1	1
8	1	0	0	0	1	0	0
9	1	0	0	1	1	0	0
10	1	0	1	0	0	1	0
11	1	0	1	1	1	0	1
12	1	1	0	0	0	0	0
13	1	1	0	1	0	0	0
14	1	1	1	0	0	1	0
15	1	1	1	1	1	1	1

2) K-Map and Deriving Boolean Expressions

→ For A:

$x_3 \backslash x_2$	00	01	11	10
00	0	0	0	1
01	0	0	0	1
11	1	1	1	1
10	0	0	0	0

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

→ For B:

$x_3 \backslash x_2$	00	01	11	10
00	0	1	0	0
01	0	1	0	0
11	1	1	1	0
10	0	0	1	1


$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

→ For C:

$x_3 \backslash x_2$	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	0	1	1	1
10	0	0	0	0

$$C = \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4 + x_1 x_2 x_4$$

3) Implementing Using PLA



QUESTION 2

2) i) Design Logic Circuit to Produce HIGH output when two or more switches are closed.

ii) Write a behavioural VHDL model for minimized boolean expression

Answer

i) The Truth Table

S_1	S_2	S_3	S_4	X(OUTPUT)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	X
1	0	1	0	1
1	0	1	1	X
1	1	0	0	1
1	1	0	1	X
1	1	1	0	1
1	1	1	1	X


ii) K mapping and creating Boolean expression

P.T.O

$s_3 s_2$				
00	0	0	1	0
01	0	1	x	x
11	1	1	x	x
10	0	1	1	1

$$X = s_3 s_4 + s_1 s_2 + s_2 s_4 + s_1 s_3$$

$s_1 \quad s_2 \quad s_3 \quad s_4$



1) Code for Model

```
Library ieee;
```

```
Use ieee.std_logic_1164.all;
```

```
Entity Switches is
```

```
Port (s1, s2, s3, s4: In
```

```
std_logic; X: Out std_logic);
```

```
end Switches
```

```
Architecture dataflow of Switches is
```

```
begin
```

```
X <= (s3 and s4) or
```

```
(s1 and s2) or
```

```
(s2 and s4) or
```

```
(s1 and s3);
```

```
end dataflow;
```