

Cole Emmanuel Pionni
 15/ENG02/016
 Computer engineering

1) $A(x_1, x_2, x_3, x_4) = \sum m(3, 7, 8, 9, 11, 15)$

$B(x_1, x_2, x_3, x_4) = \sum m(3, 4, 5, 7, 10, 14, 15)$

$C(x_1, x_2, x_3, x_4) = \sum m(1, 5, 7, 11, 15)$

Truth Table:

x_1	x_2	x_3	x_4	A	B	C
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	1	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	1	0
1	1	1	1	1	1	1

Output A:

x_3/x_4	00	01	11	10
00	0	0	0	1
01	0	0	0	1
10	1	1	1	1
11	0	0	0	0

$$A = x_1 \bar{x}_2 \bar{x}_3 + x_3 x_4$$

Output B:

00	0	1	0	0
01	0	1	0	0
10	1	1	1	0
11	0		1	1


$$B = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 x_3 x_4 + x_2 x_3 x_4 + x_1 x_3 \bar{x}_4$$

Output C:

00	0	0	0	0
01	1	1	0	0
10	0	1	1	1
11	0	0	0	0

$$C = \bar{x}_1 \bar{x}_3 x_4 + x_2 x_3 x_4 + x_1 x_3 x_4$$

-> Logic Circuit Design: Implementing using PLA



Code:

Library: `ladder`.

Use: `ladder 2nd - logic - 1104`.

Entry switches:

Port 1: `Sw1, Sw2, Sw3, Sw4`.

Port 2: `Sw1, Sw2`.

`(logic) %`

Exit switches:

Architecture data flow of switches is:

begin

$x = (Sw1 \text{ and } Sw2) \text{ or}$

$(Sw3 \text{ and } Sw4) \text{ or}$

$(Sw1 \text{ and } Sw3) \text{ or}$

$(Sw2 \text{ and } Sw4);$

end data flow;

Sw1 \ Sw2	00	01	11	10
00	0	0	1	0
01	0	1	x	x
11	1	1	x	x
10	0	1	1	1

$$x = Sw_1 Sw_2 + Sw_1 Sw_3 + Sw_2 Sw_4 + Sw_3 Sw_4$$

