


Q16. PG 4 HALF ADDERS ~~12/10/2017~~ (A)

The truth table for the half adder is shown below:
 The numbers being added are on the input side of the table. These are A and B input columns. The truth table needs two output columns, one column for the sum and one column for the carry.

The sum column is labeled with the summation symbol Σ . The carry column is labeled with a C_0 . The C_0 stands for carry output or carry out.


prog.
student.



INPUTS		OUTPUTS	
B	A	Σ	C_0
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
Binary digits to be added		SUM	carry out
		XOR	AND

(a)
Truth Table.

A convenient block symbol for the adder that performs the job of the truth table is shown below:



This circuit is called a half-adder circuit.

The half-adder circuit has two inputs (A, B) and two outputs, (Σ, C_0) . 2 (b)

Take a careful look at the half-adder truth table, what is the Boolean expression needed for C_0 output? The Boolean expression is

$$A \cdot B = C_0$$

You need a two-input AND gate to take care of output C_0 .

Now what is the Boolean expression for the sum (Σ) output of the half-adder in the truth table?

The Boolean expression is $\bar{A} \cdot B + A \cdot \bar{B} = \Sigma$.

Two AND gates, two inverters, and one "OR" gate will do the job. If you look closely, you will notice that this pattern is also that of an "XOR" gate.

From the table:

	Σ
1 st column: $\bar{A}B + A\bar{B}$ $1 \cdot 0 + 0 \cdot 1$ $0 + 0 = 0$	0
2 nd column: $\bar{A}B + A\bar{B}$ $0 \cdot 0 + 1 \cdot 1$ $0 + 1 = 1$	1
3 rd column: $\bar{A}B + A\bar{B}$ $1 \cdot 1 + 0 \cdot 0$ $1 + 0 = 1$	1
4 th column: $\bar{A}B + A\bar{B}$ $0 \cdot 1 + 1 \cdot 0 = 0$	0

Simplified Boolean expression is then 3 (C)

$$A \oplus B = \Sigma$$

In other words, we find that only one 2-input XOR gate is needed to produce the sum output.

Recall: THE EXCLUSIVE-OR GATE

The XOR gate has only two inputs. The exclusive-OR gate output is "High" only when the two inputs are at opposite logic levels. This operation can be stated as follows with reference to inputs A and B and output X.


A	B	X - outputs
0	0	0
0	1	1
1	0	1
1	1	0



XOR

By a two-input AND gate and a two-input XOR gate, a logic symbol diagram for a half adder is shown below. ①
4

HALF ADDER





FULL ADDERS

The truth table for a full adder is shown below. The full adder must be used when it is possible to have an "initial" carry input.

INPUTS			OUTPUTS	
C_{in}	B	A	Σ	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
CARRY + B + A			SUM	CARRY OUT

TRUTH TABLE
Full Adder.

block diagram of a full adder is shown below. The full adder has three inputs: C_{in} , A , and B . These three inputs must be added to get the Σ and C_o outputs.



(c) constructed from half adders and an "OR" gate

one of the easiest methods of forming the combinational logic for a full adder is shown in fig c above.

two half-adder circuits and an OR gate are used.

The expression for this arrangement is:

$$A \oplus B \oplus C = \Sigma$$


The expression for the carry out is:

$$A \cdot B + C_{in} \cdot (A \oplus B) = C_o$$

Explain !!!
in class.

diagram below ~~shows~~ is a full-adder logic circuit. (F) 6

FULL ADDER LOGIC DIAGRAM



Many circuits similar to half and full adders are part of a microprocessor's arithmetic-logic unit (ALU). These circuits are then used for adding 8-bit or 16- or 32-bit binary number in a microcomputer system.